

<b>Notice of References Cited</b>	Application/Control No. 10/060,661	Applicant(s)/Patent Under Reexamination HU ET AL.	
	Examiner Albert Wang	Art Unit 2115	Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-5,632,038	05-1997	Fuller, Samuel	713/324
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Stefanos Kaxiras, Zhigang Hu, Girija Narlikar, Rae McLellan; "Cache-Line Decay: A Mechanism to Reduce Cache Leakage Power", First International Workshop on Power-Aware Computer Systems (PACS), November 12, 2000.
	V	Philips Semiconductors Datasheet, "74HC/HCT9323A Programmable ripple counter with oscillator", October 27, 1995.
	W	Michael Powell, Se-Hyun Yang, Babak Falsafi, Kaushik Roy, T. N. Vijaykumar, "Gated-Vdd: A Circuit Technique to Reduce Leakage in Deep-Submicron Cache Memories", ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), August 2000.
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.